Provides an automated interactive environment for test bring-up, debug, and silicon characterization of devices containing Tessent BIST or Tessent IJTAG test structures to increase productivity during silicon validation and debug, speeding time-to-market.